# Flexible Partial Reconfiguration based Design Architecture for Dataflow Computation Mihir Shah

Advisor: Benjamin Carrion Schaefer



# **Thesis Index**

SR. NO	TITLE
1	Thesis Motivation
2	Thesis Contribution
5	Proposed Design Methodology
6	Design Implementations – Spatial & Partial Reconfiguration based
7	Comparative Study & Analysis
8	Conclusion & Future Works



- > Dataflow Computing (DC) specific model of computation
  - Target application described as Data Flow Graph (DFG)
  - Used Extensively in High Frequency Trading, Image, Signal processing based applications



Node



Links : FIFO (first-in first-out) queue or buffer







- Partial Reconfiguration
  - Allows modification of an operating FPGA design by loading a partial configuration file, usually a partial BIT file
  - Time Multiplex several Processing Elements in a dataflow computation process





- Partial Reconfiguration
  - Allows modification of an operating FPGA design by loading a partial configuration file, usually a partial BIT file
  - Time Multiplex several Processing Elements in a dataflow computation process





- Partial Reconfiguration
  - Allows modification of an operating FPGA design by loading a partial configuration file, usually a partial BIT file
  - Time Multiplex several Processing Elements in a dataflow computation process





- Partial Reconfiguration
  - Allows modification of an operating FPGA design by loading a partial configuration file, usually a partial BIT file
  - Time Multiplex several Processing Elements in a dataflow computation process







## Static design method





## **PR**<sub>BRAM</sub> design method



**THUS WE PROPOSE** - PR based design using Internal On chip BRAM memory as FIFO for dataflow process

Improves Runtime & Latency compared to PR<sub>DDR</sub> with reduced FPGA resource savings



# **Thesis Contribution**

## 1. Semi-automatic design methodology for dataflow computation

- Fixed overlay Static architecture PR<sub>BRAM</sub>
- Support for partial re-configurability
- Input is behavior description language for HLS

## 2. Prototyped on Xilinx Zynq FPGA

- JPEG Encoder given in SystemC
- Three Testcase images

### 3. Extensive experimental results

- Measure hardware running time vs. area characteristics of static and PR-based methods.
- Comparative study between PR<sub>BRAM</sub> and PR<sub>DDR</sub> methods
- Hardware Running Time vs. Varying Size of Pblock or Reconfigurable Partitions



## JPEG Encoder: A Dataflow Process for Comparative Study







# Overview of the Proposed Design Methodology

**Stage 1: Behavioral Algorithm Description to RTL Generation** 





# Overview of the Proposed Design Methodology

**Stage 1: Behavioral Algorithm Description to RTL Generation** 



**Stage 2: Validation and Creation of Custom IPs** 





# Overview of the Proposed Design Methodology

**Stage 1: Behavioral Algorithm Description to RTL Generation** 



**Stage 2: Validation and Creation of Custom IPs** 



**Stage 3: TCL Automated Floorplan for PR Designs** 







# **Stage 1: Behavioral Description of Dataflow to RTL Generation**



- Uniformity in the number, direction and data-widths of I/O all the PE's
- Control interface signals done, reset and start : Close Loop Feedback when Context Switching



# **Stage 2: Validation and Creation of Custom IPs**



## **Stage 2: Validation and Creation of Custom IPs**





# **Stage 3: TCL Automated Floorplan for PR Designs**



### \*\*Processing Element (PE) will be referred as, Reconfigurable Module(RM) in PR Designs



# Stage 4: Deploying the Binaries on Zyng-7000

BOOT.bin = first stage image for PL side + User application

- After power-on reset, the Boot ROM determines the boot mode (SD flash memory) and the encryption status (non-secure)
  - Load First Stage Boot Loader (FSBL) into on-chip RAM (OCM).
  - Releases CPU control to the FSBL which in turn configures the PL with the full Static<sub>blank</sub>.bit via
    PCAP (Processor Control Access Port)





# Stage 4: Deploying the Binaries on Zynq-7000

Partial bitstreams are loaded into DDR memory from SD card to maximize throughput during configuration

The Raw Image data which is the input to the dataflow process in JPEG Encoder is also transferred to the DDR Memory

After this step, the Reconfigurable Modules can be loaded into the Reconfigurable Partition to start computation.







Load the BRAM Memory with Raw Data from DDR





> PCAP fetches partial bitfile (PE<sub>0</sub>.bin) from ddr3 memory to load into configuration port





 $\geq$  Read the Raw Image data from BRAM Memory and Input it to PE<sub>0</sub>.bin





 $\succ$  Enable 'start computation' signal from ARM for PE<sub>0</sub>.bin





 $\geq$  Read 'done computation' signal to ARM for PE<sub>0</sub>.bin





 $\succ$  Write the output generated by PE<sub>0</sub>.bin to BRAM memory





The process to Load RM, Read BRAM, Compute & Write BRAM continues till the terminal PE ...
Finally, PCAP fetches partial bitfile (PE<sub>k</sub>.bin) from ddr3 memory to load into configuration port

![](_page_27_Picture_2.jpeg)

![](_page_28_Figure_0.jpeg)

 $\succ$  Load the Results generated by PE<sub>k</sub>.bin to SD Card from BRAM Memory

![](_page_28_Picture_2.jpeg)

# JPEG Encoder PR<sub>BRAM</sub> Design Implementation

Utilizing 91.42 % of BRAM memory to store intermediate results

> Total memory requirements (1048.576 Kbytes) > Available BRAM memory (140 blocks X 36Kb = 630 Kbytes)

Minimum number of partial reconfigurations = 8 (4 (Reconfigurable Modules) \* 2(Dividing factor))

![](_page_29_Figure_4.jpeg)

![](_page_29_Picture_5.jpeg)

Divided the image dataset into 2 & Reload BRAM

![](_page_29_Picture_7.jpeg)

# **PR**<sub>BRAM</sub> Design Implementation – Experimental Result

![](_page_30_Figure_1.jpeg)

![](_page_30_Picture_2.jpeg)

# **PR<sub>BRAM</sub>** Design Implementation – Experimental Results II

EXPERIMENTAL VS PREDICTED RUNTIME: PR\_BRAM

![](_page_31_Figure_2.jpeg)

$$T_{runtime} = \{T_{jpeg-computing} + T_{overhead} + T_{bin} * N_{bin}\}$$

- T<sub>jpeg-computing</sub>: actual computing time it takes for processing all the inputs of each reconfigurable module
- T<sub>bin</sub> : time it takes to partially configure the bitstream
- N<sub>bin</sub> : number of times reconfiguration occurs
- T<sub>overhead</sub> : time it takes to load the partial binaries and raw image data from SD card to DDR memory

> The values  $T_{bin} = 0.1975$  s,  $T_{jpeg-computing} = 2.994$  s and  $T_{overhead} = 1.675$  s are obtained experimentally

![](_page_31_Picture_9.jpeg)

# **PR**<sub>BRAM</sub> Design Implementation – Experimental Results III

	BRAM Varaes for varying the Bitsize										
Sr. No	$RP_{Bitsize}$	Reconfiguration Time $(RT_{BRAM})$									
1	1598.896 KB	0.1975 s									
2	1306.272 KB	0.1605 s									
3	786.664 KB	🕈 0.0966 s									

RT<sub>BRAM</sub> values for varying RP<sub>Bitsize</sub>

 $\succ$  The size of the pblock or reconfigurable partition affects T<sub>bin</sub>

There is a linear relationship

The Hardware running time for reconfigurable architectures is significantly impacted by this.

![](_page_32_Picture_6.jpeg)

# **PR**<sub>BRAM</sub> Design Implementation – Experimental Results IV

![](_page_33_Figure_1.jpeg)

[Case 1: RP<sub>Bitsize</sub> = 1598.896 KB, Case 2: RP<sub>Bitsize</sub> = 1306.272 KB, Case 3: RP<sub>Bitsize</sub> = 786.664 KB]

![](_page_33_Figure_3.jpeg)

![](_page_33_Figure_4.jpeg)

FPGA\_RUNTIME vs RP\_BITSIZE: No. of Reconfiguration = 512

![](_page_33_Figure_6.jpeg)

![](_page_33_Picture_7.jpeg)

![](_page_34_Figure_0.jpeg)

Prove area utilization efficacy of PR<sub>BRAM</sub>

Prove PR<sub>BRAM</sub> is runtime and latency efficient compared to PR<sub>DDR</sub>

![](_page_34_Picture_3.jpeg)

## **Calculating Area Utilization**

![](_page_35_Figure_1.jpeg)

![](_page_35_Picture_2.jpeg)

# **I. COMPARATIVE STUDY – AREA UTILIZATION vs FPGA RUNTIME**

**FPGA RUNTIME vs AREA FF FPGA RUNTIME vs AREA LUT** 26000 16000 25000 15000 24759 (Spatial) 24000 14997 (Spatial 14000 23000 12373 (PR BRAM) ECT 22000 Ľ 13000 21000 AREA 20000 AREA 12000 18985 (PR BRAM) 19000 11000 18000 10811 (PR\_DDR) 17000 10000 16000 16442 (PR\_DDR) 9000 15000 14000 8000 1.5 1.6 1.7 1.8 1.9 2 2.1 2.2 2.3 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6 3.8 4 4.2 4.4 4.6 4.8 5 5.2 5.4 5.6 **FPGA RUNTIME (s)** FPGA RUNTIME (s)

PR<sub>BRAM</sub> design method requires slightly more area compared to PR<sub>DDR</sub> due additional IPs - ARM-FPGA

Control Bus, ARM-Side BRAM Control, MUX and Block RAM Memory modules.

> Comparing spatial design implementation, the utilization of PR<sub>BRAM</sub> is **significantly low**, which is as expected.

![](_page_36_Picture_5.jpeg)

## **II. COMPARATIVE STUDY – RUNNING TIME vs LATENCY**

LATENCY COMPARISON

![](_page_37_Figure_2.jpeg)

Experiment with unequal RP<sub>Bitsize</sub>

- RP<sub>Bitsize</sub> = 3416.088 KB for PR<sub>DDR</sub>
- RP<sub>Bitsize</sub> = 1598.896 KB for PR<sub>BRAM</sub>
- Non-Linear Relationship in Runtime between the graphs due to Tbin \* Nbin not constant

### **FPGA\_RUNTIME COMPARISON**

- ← RUNTIME\_BRAM ··· ●··· RUNTIME\_DDR

![](_page_37_Figure_9.jpeg)

![](_page_37_Picture_10.jpeg)

# PR<sub>BRAM</sub> & PR<sub>DDR</sub> Static.dcp Floorplan View – Equal Pblock Sizes

![](_page_38_Figure_1.jpeg)

![](_page_38_Picture_2.jpeg)

## **II. COMPARATIVE STUDY – RUNNING TIME vs LATENCY**

![](_page_39_Figure_1.jpeg)

> Experiment with equal RP<sub>Bitsize</sub> = 1306.272 KB for both PR implementations.

- Average improvement in runtime is 0.529s
- Runtime varies linearly because N<sub>bin</sub> \* T<sub>bin</sub> is constant

![](_page_39_Picture_5.jpeg)

# CONCLUSION

> Novel design methodology for dataflow computation with proposed PR<sub>BRAM</sub> overlay static architecture

- Including TCL based automated floorplanning + User software application algorithms
- Implemented JPEG Encoder on Zynq -7000
  - For three testcase images-Lena, Peppers and Goldhill
  - Using Spatial, PR<sub>DDR</sub> & PR<sub>BRAM</sub> for Comparative Study & Analysis
- Implementation with the proposed Architecture PR<sub>BRAM</sub> is area efficient compared to spatial implementation with
  - LUT area savings up to 21.20 % & FF area savings up to 30.41 % for 1306.272 KB
  - These %'s are including the additional resources utilized by proposed static architecture

Improvement in average hardware running (PR<sub>BRAM</sub>) of 0.529s vs. PR<sub>DDR</sub>

![](_page_40_Picture_10.jpeg)

## **FUTURE WORKS**

Sophisticated Partial Reconfiguration Controllers

Minimize the time required for reconfiguring

> Enhanced parallelism of operations in hardware accelerators/Processing Elements due

to saved resources in reconfigurable architecture.

> In extremely data-intensive applications, exploring performance impact on PR<sub>BRAM</sub>

BRAM + Distributed RAM to deal with limitations of on-chip memory

![](_page_41_Picture_7.jpeg)

# **THANK YOU**

![](_page_42_Picture_1.jpeg)

# **APPENDIX**

# **Experimental Results – Spatial, PR<sub>BRAM</sub> & PR<sub>DDR</sub>**

Table III: JPEG Encoder Results with Spatial Design Implementation

Sr.No	Filename	Original Size	Compressed Size	Encoder Ratio	FPGA Exe Time	SSIM Value	Huffman bitlength
1	Lena.bmp	258 KB	36 KB	7.17:1	1.815 sec	0.9383	283268
2	Peppers.bmp	258 KB	46 KB	5.60:1	1.842 sec	0.9208	357491
3	Goldhill.bmp	258 KB	54 KB	4.78:1	1.877 sec	0.9446	427483

Table IV: JPEG Encoder Results for lena.bmp with PR<sub>DDR</sub> and PR<sub>BRAM</sub> Design Implementation

		PR <sub>L</sub>	DDR				$PR_B$	RAM			
	RP <sub>Bitsize</sub>	3416.088 KB	RP <sub>Bitsize</sub>	:1306.272 KB	RP <sub>Bitsize</sub>	1598.896 KB	RP <sub>Bitsize</sub> :	:1306.272 KB	RP <sub>Bitsize</sub>	:786.664 KB	
Npr	T <sub>latency</sub> (s)	T <sub>runtime</sub> (s)	Samples								
4	5.157	5.157	3.75413	3.75413	-	-	-	-	-	-	4096
8	3.418	6.836	2.19865	4.39731	2.285	4.57	1.93353	3.86706	1.6514	3.3028	2048
16	2.549	10.194	1.42036	5.68142	1.5375	6.15	1.28779	5.15115	1.0191	4.0764	1024
32	2.114	16.911	1.03122	8.24978	1.16313	9.305	0.96495	7.71959	0.7029	5.6232	512
64	1.897	30.344	0.83664	13.38619	0.97444	15.591	0.80353	12.8565	0.5448	8.7168	256
128	1.788	57.211	0.73934	23.65878	0.88022	28.167	0.72282	23.1304	0.4658	14.9039	128
256	1.733	110.937	0.69071	44.2053	0.83309	53.318	0.68247	43.6779	0.4262	27.2784	64

![](_page_44_Picture_5.jpeg)

## **Partial Reconfiguration – Full vs Partial Bitstream**

![](_page_45_Figure_1.jpeg)

![](_page_45_Picture_2.jpeg)

## **Partial Reconfiguration – Method to configure Partial Bitstreams**

## > Internal Configuration Access Port (ICAP) :

- User configuration solutions
- Requires ICAP controller + Logic to drive the ICAP interface

### > JTAG Port :

- Quick Testing or Debug
- Driven using iMPACT or ChipScope Analyzer
- > Processor Configuration Port (PCAP) :
  - Configuration mechanism for all Zynq-7000 designs.

![](_page_46_Figure_9.jpeg)

![](_page_46_Picture_10.jpeg)

## > Discrete Cosine Transform (DCT):

• Converts spatial domain to frequency domain

$$DCT(i,j) = \frac{1}{4}C(i)C(j)\sum_{x=0}^{7}\sum_{y=0}^{7}pixel(x,y)\cos\left(\frac{(2x+1)i\Pi}{16}\right)\cos\left(\frac{(2y+1)j\Pi}{16}\right) \quad (1) \text{, Where, } C(k) = \frac{1}{\sqrt{2}} \text{ if } k = 0 \& C(k) = 1 \text{ otherwise}$$

## > Quantization:

- Dividing transformed image DCT matrix by quantization matrix used and rounding off
- Aims at reducing most of the less important high frequency DCT coefficients to zero

![](_page_47_Picture_8.jpeg)

### JPEG Encoder Hardware Accelerators : RunLength Encoding

![](_page_48_Figure_1.jpeg)

![](_page_48_Picture_2.jpeg)

## JPEG Encoder Hardware Accelerators : Entropy Coding

## > DC Components

- DC components are differentially coded as (SIZE, Value)
- Code for a Value is derived from the

Size\_and\_Value Table (Table.1)

- Code for a SIZE is derived from Table.2
- Example: If a DC component is 40 and the previous DC component is 48. The difference is -8. Huffman coded as: 1010111
  - 0111: The value for representing –8

(Size\_and\_Value table)

• 101: The size from the same table reads

4, which corresponds to 101 from Table.2

![](_page_49_Figure_11.jpeg)

#### Table.2 Huffman Table for DC component SIZE field

SIZE	Value	Code
0	0	
1	-1,1	0,1
2	-3, -2, 2,3	00,01,10,11
3	-7,, -4, 4,, 7	000,, 011, 100,111
4	-15,, -8, 8,, 15	0000,, 0111, 1000,, 1111
		•
11	-2047,, -1024, 1024, 2047	

Table.1 Size and Value

SIZE	Code Length	Huffman Code
0	2	00
1	3	010
2	3	011
3	3	100
4	3	101
5	3	110
6	4	1110
7	5	11110
8	6	111110
9	7	1111110
10	8	11111110
11	9	11111110

![](_page_49_Picture_15.jpeg)

## JPEG Encoder Hardware Accelerators : Entropy Coding

![](_page_50_Figure_1.jpeg)

- > AC Components: Coded as (S1,S2 pairs)
  - S1: (RunLength/SIZE) , where RunLength : length of the

consecutive zero values [0..15] & **SIZE** : No. of bits needed to code the *next* nonzero AC component's value

- S2: (Value), where Value is the value of the AC component from Table.1
- Zig-Zag order -> 12,10, 1, -7 2 0s, -4, 56 zeros
  - 12: read as zero 0s,12: (0/4)12 → 10111100

1011: The code for (0/4 from Table.3)1100: The code for 12 from the Table.1

56 0s: (0,0) → 1010 (Rest of the components are zeros therefore we simply put the EOB to signify this fact)

40	12	0	0	0	0	0	0
10	-7	-4	0	0	0	0	0
1	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0

Figure.9 Example of 8 X 8 block after quantization

### Table.3 Huffman Table for AC component SIZE field

Run/ SIZE	Code Length	Code	Run/ SIZE	Code Length	Code
0/0	4	1010	1/1	4	1100
0/1	2	00	1/2	5	11011
0/2	2	01	1/3	7	1111001
0/3	3	100	1/4	9	111110110
0/4	4	1011	1/5	11	11111110110
0/5	5	11010	1/6	16	111111110000100
0/6	7	1111000	1/7	16	111111110000101
0/7	8	11111000	1/8	16	111111110000110
0/8	10	1111110110	1/9	16	111111110000111
0/9	16	111111110000010	1/A	16	111111110001000
0/A	16	111111110000011	15/A	More	Such rows

![](_page_50_Picture_14.jpeg)

## PR<sub>DDR</sub> Design Implementation – Floorplan View Post P & R

![](_page_51_Figure_1.jpeg)

Figure.24 Design Checkpoints after performing Place & Route (a) Static<sub>ddr</sub>.dcp (b) DCT<sub>ddr</sub>.dcp (c) Quantization<sub>ddr</sub>.dcp (d) RLE<sub>ddr</sub>.dcp (e) Huffman<sub>ddr</sub>.dcp <u>for RP<sub>Bitsize</sub> = 1306.272 KB case</u>

![](_page_51_Picture_3.jpeg)

## <u>PR<sub>DDR</sub> Design Implementation – Experimental Results II</u>

		$  \operatorname{RP}_{Bitsize}  $	$_{e} = 3416.088 \text{ KB}$	$RP_{Bitsize}$	= 1306.272  KB	
Sr.No	$N_{pr}$	T <sub>latency</sub>	$T_{runtime}$	T <sub>latency</sub>	$T_{runtime}$	Samples
		(s)	(s)	(s)	(s)	
1	4	5.157	5.157	3.75413	3.75413	4096
2	8	3.418	6.836	2.19865	4.39731	2048
3	16	2.549	10.194	1.42036	5.68142	1024
4	32	2.114	16.911	1.03122	8.24978	512
5	64	1.897	30.344	0.83664	13.38619	256
6	128	1.788	57.211	0.73934	23.65878	128
7	256	1.733	110.937	0.69071	44.2053	64

Table.13 JPEG Encoder Results for lena.bmp with PR<sub>DDR</sub> Design Implementation

## > Additional experiment results were tabulated testcase images of peppers.bmp & goldhill.bmp:

		$RP_{Bitsize}$	= 3416.088  KB	$RP_{Bitsize}$	= 1306.272  KB	
Sr.No	$N_{pr}$	$T_{latency}$	$T_{runtime}$	$T_{latency}$	$T_{runtime}$	Samples
		(s)	(s)	(s)	(s)	
1	4	5.185	5.185	3.78413	3.78413	4096
2	8	3.4325	6.865	2.21312	4.42623	2048
3	16	2.55575	10.223	1.42758	5.71033	1024
4	32	2.1175	16.94	1.03484	8.27872	512
5	64	1.89831	30.373	0.83845	13.41515	256
6	128	1.78875	57.24	0.74024	23.68778	128
7	256	1.73397	110.974	0.69116	44.23426	64

#### Table.14 peppers.bmp

#### Table.15 goldhill.bmp

		$RP_{Bitsize}$	= 3416.088  KB	$RP_{Bitsize}$	= 1306.272  KB	
Sr.No	$N_{pr}$	$T_{latency}$	$T_{runtime}$	$T_{latency}$	$T_{runtime}$	Samples
		(s)	(s)	(s)	(s)	
1	4	5.221	5.221	3.82025	3.82025	4096
2	8	3.45	6.9	2.23123	4.46246	2048
3	16	2.56475	10.259	1.43666	5.74662	1024
4	32	2.12188	16.975	1.03937	8.31492	512
5	64	1.90056	30.409	0.84071	13.4514	256
6	128	1.78984	57.275	0.74137	23.72387	128
7	256	1.73448	111.007	0.69173	44.27053	64

![](_page_52_Picture_8.jpeg)

## <u>SPATIAL Design Implementation – Experimental Results</u>

Sr.No	Filename	Original Size	Compressed Size	Encoder Ratio	FPGA Exe Time	SSIM Value	Huffman bitlength
1	Lena.bmp	258 KB	36 KB	7.17:1	1.815 sec	0.9383	283268
2	Peppers.bmp	258 KB	46 KB	5.60:1	1.842 sec	0.9208	357491
3	Goldhill.bmp	258 KB	54 KB	4.78:1	1.877 sec	0.9446	427483

Table.11 JPEG Er	ncoder results with	n Spatial Design	Implementation

![](_page_53_Picture_3.jpeg)

![](_page_53_Picture_4.jpeg)

(b)

Figure.22 SSIM Maps (a) Lena (b) Goldhill (c) Peppers

![](_page_53_Picture_7.jpeg)

![](_page_53_Picture_8.jpeg)

(c)

## **SPATIAL Design Implementation - System Implementation and Setup**

Sr.No	SiteType	Used	Available	Utilization
1	Slice LUTs	14997	53200	28.19
2	Slice Registers	24759	106400	23.27
3	F7 Muxes	2276	26600	8.56
4	F8 Muxes	1024	13300	7.70
5	Block RAM Tile	2	140	1.43
6	RAMB18	4	280	1.43

Table.10 Utilization Report

![](_page_54_Figure_2.jpeg)

- Using the Vivado IP Integrator, custom IPs of JPEG Encoder are connected using AXI4 spatially.
- Clock frequency : 50 MHz
- Additional Hardware Resources :
  - SD Card and DDR3 connected to the external interfaces on the Processing Side (PS) of the Zyng FPGA for storing data

![](_page_54_Figure_7.jpeg)

Figure.21 Floorplan View

![](_page_54_Picture_9.jpeg)

## PR<sub>DDR</sub> Design Implementation - System Implementation and Setup

- 2 Micron DDR3 128 Megabit x 16 memory components creating a 32-bit interface, totaling 512 MB.
- The DDR3 is connected to the hard memory controller in the Processor Subsystem (PS).
- DDR3 memory is referenced using **pointers** in user software application
  - address mappings provided in the systems.hdf file
- In JPEG Encoder Implemented,
  - Max. No of I/O: RLE RM block &
  - Max. data-widths of I/O : Huffman Encoding RM block

![](_page_55_Figure_8.jpeg)

Figure.23  $\mathsf{PR}_{\textit{DDR}}$  design methodology Block Diagram for dataflow computation

#### Table.12 Utilization Report Post P & R

Sr.No	SiteType	A <sub>static</sub>	A <sub>dynamic</sub>	Available	Utilization $(A_{total})$
1	LUT	4119	6692	53200	20.32~%
2	LUTRAM	68	72	17400	0.80 %
3	FF	6018	9432	106400	14.52~%
4	Block RAM Tile	-	3	140	2.14 %

![](_page_55_Picture_12.jpeg)

## Partial Reconfiguration - Ideology & Benefits

## Reduced Resource and Power Consumption:

- Integrating the design into a lower FPGA IC count.
- Power savings due to Reduction in off-chip communication.

### Performance Improvements and Flexibility:

- Computation capacity of the system adapted at run time
- Additional resources for speeding up the operation of the kernel
- More number of kernels to perform the operation in parallel.

### Improved Fault Tolerance and Dependability:

Safety critical systems - aerospace & defense industries.

### Self Adapting Hardware Designs:

Adapt to changing operating and environmental conditions based on AI &

![](_page_56_Figure_12.jpeg)

![](_page_56_Picture_13.jpeg)

# Partial Reconfiguration Definition– Allows the modification of an operating FPGA by downloading Bitfile

![](_page_56_Picture_15.jpeg)

## PR<sub>BRAM</sub> Design Implementation – Experimental Results I

Runtime and Latency have inverse relationship

Latency and Throughput have linear relationship

![](_page_57_Figure_3.jpeg)

### Table.7 JPEG Encoder Results for lena.bmp with PR<sub>BRAM</sub> Design Implementation

	RP <sub>Bitsize</sub>	= 1598.896  KB	RP <sub>Bitsize</sub>	$= 1306.272 \text{ KB} \mid \text{RP}_{Bitsi}$		= 786.664  KB	
N <sub>pr</sub>	T <sub>latency</sub>	$T_{runtime}$	T <sub>latency</sub>	$T_{runtime}$	$T_{latency}$	$T_{runtime}$	Samples
	(s)	(s)	(s)	(s)	(s)	(s)	
8	2.285	4.57	1.93353	3.86706	1.65142	3.30284	2048
16	1.5375	6.15	1.28779	5.15115	1.0191	4.07638	1024
32	1.16313	9.305	0.96495	7.71959	0.7029	5.62322	512
64	0.97444	15.591	0.80353	12.85653	0.5448	8.71677	256
128	0.88022	28.167	0.72282	23.13036	0.46575	14.9039	128
256	0.83309	53.318	0.68247	43.67791	0.42622	27.27837	64
512	0.80952	103.619	0.64936	83.11808	0.40646	52.02699	32

# Table.8 JPEG Encoder Results for goldhill.bmp and peppers.bmp with PR<sub>BRAM</sub> Design Implementation

$RP_{Bitsize} = 1598.896 \text{ KB}$								
		goldhill.bmp		peppers.bmp				
Sr.No	$N_{pr}$	$T_{latency}$	$T_{fpgaexetime}$	T <sub>latency</sub> T <sub>fpgaexetime</sub>		$T_{overhead}$	Samples	
		(sec)	(sec)	(sec)	(sec)	(sec)		
1	8	2.3155	4.631	2.305	4.610	1.639	2048	
2	16	1.551	6.204	1.545	6.183	1.657	1024	
3	32	1.168	9.347	1.165	9.325	1.658	512	
4	64	0.977	15.634	0.975	15.613	1.658	256	
<b>5</b>	128	0.881	28.210	0.880	28.190	1.657	128	
6	256	0.834	53.361	0.833	53.340	1.657	64	
7	512	0.809	103.662	0.809	103.640	1.657	32	

Figure.16  $PR_{BRAM}$  results for lena.bmp testcase with  $RP_{Bitsize}$  = 1306.272 KB

![](_page_57_Picture_9.jpeg)