

# Final Year Project

## High-level Synthesis Design Space Exploration

Supervisor: Dr. Benjamin Carrion Schafer

Student: LU Shanqi 13116151D

# Content

- Part1: Introduction
  - High-level Synthesis
- Part2: Methodology
  - Tool CyberWorkBench
  - Algorithm
- Part3: Graphical User Interface
  - Functions
  - Plotting widget
- Part4: Results
  - Comparison between brute force and simulated annealing

# High-level Synthesis

- A process of converting behavior descriptions to hardware implementation
- From SystemC to hardware
- Tools: CyberWorkBench, Xilinx Vivado....


# Higher Abstract Level

- Advantages
  - shorter marketing cycle
  - Increasing reusability of programming codes
- Disadvantages
  - Numerous synthesis options are available, hence hard to find optimal designs

# Design Space Exploration

- An exploration process aiming to find optimal designs among uncountable candidates in high level synthesis
- Multi-objective optimization problem

- One design pareto dominate another.
- One design is not inferior to another design in all objectives, additionally, there is at least one better objective.



# Objectives of this project

- To automate the process of design space exploration
- To develop a heuristic to accelerate design space exploration
- To develop a graphical user interface(GUI) to plot results dynamically

# Tool: CyberWorkBench

- Parse description language(e.g. SystemC)
  - Special pragmas can be recognized by parser
- Generate constraint files(e.g. Functional Units constraint file)
- Synthesize
  - Results are store in a \*.CSV file

# Tool: CyberWorkBench

- Pragma insertion
- Key word: Cyber

```
/*Cyber unroll_times = all*/  
for(int i=0;i<3;i++)  
{  
    arrray[i] = i;  
}
```




```
array[0] = 0;  
array[1] = 1;  
array[2] = 2;
```

- Change high-level synthesis options(also called attributes) by inserting such kind of pragmas



# Tool: CyberWorkBench




# Problem clarification

- Treat high-level synthesis process as a black box function

$$(Area, latency) = f(x_1, x_2, x_3, \dots)$$


- Multiple input variables:  $x_1, x_2, x_3, \dots$
- Two objectives: area, latency
- Find more pareto optimal designs in shorter time

# Problem clarification




high-level synthesis process

$$(Area, latency) = f(x1, x2, x3 \dots)$$



# Program structure




# Algorithms

- Brute Force(exhaustion method)
  - a generate-and-test algorithm to check all possible candidates that satisfy specification of a problem
- Simulated Annealing
  - probabilistic heuristic
  - other heuristics(e.g. genetic algorithm)

# Simulated Annealing

- Step1: Generate a initial design randomly as the base design and synthesize it. Synthesized result is used to calculate first GCF as base state of system. Set an initial temperature for the system.




- Global cost function is defined as:

$$GCF = \partial A + \beta L$$

# Simulated Annealing

- Step 2: Generate a new design from base design by randomly modifying one attribute's value.



- Step3: Compare new GCF and previous GCF. Then, determine whether to accept the new design. Probability to accept a worse design:

$$P = e^{-\frac{\Delta GCF}{k}}$$

# Simulated Annealing

- Step4: If 5 better designs are consecutively generated, reduce current temperature by 10%. Change parameters in GCF for every 8 designs.
- If no exit condition is met, iterate from step2 to step 4. Exit iteration if one exit condition is met.



# Simulated Annealing


- Exit conditions:
  - i. Current temperature is less than threshold.
  - ii. Consecutively, more than 5 new designs are worse than previous design.
  - iii. Cannot generate new designs by changing one of the attributes.
  - iv. Synthesized designs are more than 70% of all designs.

# Simulated Annealing

- Why SA?

$$(Area, latency) = f(x_1, x_2, x_3, \dots)$$

- Some input sequence might lead to a good result. e.g.



- Change one attribute at a time while maintaining other attribute combinations

# Graphical User Interface for Design Space Exploration

MainWindow

C File Library

New file BLIB library FLIB library

Benchmark Lib Auto attr Delete All Heuristic Elapsed time: 00:00:00

Name	Size	Type	Date
▶ adpcm		Folder	12/
▶ aes		Folder	12/
▶ ann		Folder	12/
▶ decima...		Folder	12/
▶ disparity		Folder	12/
▶ fft		Folder	12/
▶ fir		Folder	12/
▶ idct		Folder	12/
▶ interp...		Folder	12/
▶ kasumi		Folder	12/
▶ md5c		Folder	12/
▶ qsort		Folder	12/

/home/slu/benchmarks

Progress Remaining Time:

Run Stop Optimize Show all

Design information Clean

show files in gui

Show command before running Update command

Latency  Throughput



Bdltran command editor

# Qt Framework


- A cross-platform framework for developing applications
- Signals and Slots: Communication mechanism between different parts of the program
- QCustomPlot: An online open source widget for plotting
- Multithread programming: To prevent GUI freezing
- Model/View Programming: To modify data outside current program(used in file list)

# Functions of the developed GUI


- ComboBox
- Selecting files or options



# Functions of the developed GUI



- Selecting other benchmarks
- Selecting other libraries
- Filtering out files with wrong extensions



# Functions of the developed GUI



- Automatic attribute insertion  Auto attr
- To examine input SystemC file and insert pragma automatically based on syntax.

```
sc_uint<8> in_data_read[9]/*attr1*/;  
sc_uint<16> coeff_read[9]/*attr2*/;
```



# Functions of the developed GUI


- To show selection information such as which technology library has been selected.
- To Show design information dynamically while running, like that total number of designs, current number of designs and synthesis results.



design information

# Functions of the developed GUI

- Embedded editor
- To edit synthesis command
- Standard shortcuts for editor like copy, cut and paste can work



# Plotting widget

The screenshot displays a software interface with a plotting widget. The widget shows a line graph with 'Area' on the y-axis (ranging from 4800 to 8800) and 'Latency' on the x-axis (ranging from 20 to 29). The graph plots several data points connected by lines, showing a general downward trend. A red circle highlights the plotting widget, and a red arrow points from the title 'Plotting widget' to it.


Latency	Area
20	9361
23	6405
23	7180
24	5000
29	5434

Below the graph, there are controls for 'Show command before running', 'Update command', and checkboxes for 'Latency' (checked) and 'Throughput' (unchecked). A text area contains the command: `bdltrn -c1000 -s -lf /eda/bin/cwb/cyber/lib/asic_45.FLIB -lb /eda/bin/cwb/cyber/lib/asic_45.BLIB fir.IFF -Zflib_fcnc_out -Zmlib_mncnc_out`. The 'Design information' panel shows a table of design results:

Design	Area	Latency	Throughput
new design 5/128	9361	20	800
new design 6/128	5434	29	696
new design 7/128	4591	29	464
new design 8/128	6405	23	736


# Plotting widget

- Zoom out and zoom in using mouse wheel




# Plotting widget functions

- Interactivity
- Mouse clicking



# Plotting widget functions

- File list



“sa” stands for simulated annealing

attribute combination

# Timer

- Elapsed time

Elapsed time: 00:00:29


- Remaining time

Remaining Time: Estimating...

Remaining Time: 00:00:00

# Progress Bar


- To show progress
- Relatively accurate for brute force
- Not useful if simulated annealing method is used





# Conflict handling



- Conflicts between widgets in program sometimes appear and render program's crashing
- Mechanisms to check conflicts and pop up warning messages



# Change Coordinate

- Change to area versus throughput

$$\text{Throughput} = \text{Output\_port\_number} \times \frac{1}{\text{CP\_delay} \times \text{Latency}}$$



Latency  
 Throughput

change to





Latency  
 Throughput

# Show optimal designs

- Click button

Optimize

Show all




# Synthesis Results


- Three benchmarks

Bench	Type	#lines	Explorable operations	Brute	SA
fir	C	86	array(2), loop(2), function(1)	340s	55s
qsort	C	119	array(1), loop(2),function(3)	843s	64s
adpcm_encoder	C	179	array(1),for(1),function(2)	130s	54s


# Brute Force Results



fir




qsort




adpcm\_encoder


# Simulated Annealing Results



fir



qsort



adpcm\_encoder

# Comparison

- Time Comparison
- Averagely, running time of simulated annealing algorithm for these three benchmarks is 21.8 percent of brute force algorithm, which means SA algorithm's speed is 4.59 times of BF algorithm's speed.

Bench	Brute force	Simulated annealing	SA versus BF
fir	340s	55s	16.2%
qsort	843s	64s	7.6%
adpcm_encoder	130s	54s	41.5%

$$average = \frac{16.2 + 7.6 + 41.5}{3} = 21.8\%$$

$$\frac{1}{21.8\%} = 4.59$$

# Comparison

- Qualitative comparison
- In these experiments, brute force method has gone through all designs. Therefore, pareto dominance for brute force is 100%
- It has been found that simulated annealing could find 66% pareto dominated points.

Bench	Brute force	Simulated annealing	SA versus BF
fir	5	2	40%
qsort	6	5	83%
adpcm_encoder	4	3	75%

$$average = \frac{40 + 83 + 75}{3} = 66\%$$





# Conclusion

## Achievements

- This project has completed the main goals. It has developed one heuristic (simulated annealing) for design space exploration that achieved around four times faster speed than brute force method.
- A graphical user interface that could display synthesis results dynamically was developed .

## Limitations and future works

- Other heuristics can be developed and compared to simulated annealing
- Number of tested benchmarks is not enough
- Automatic attribute insertion could only support special language formats

C File Library

New file BLIB library FLIB library

fir.cpp ASIC  Auto attr


Delete All

simulated anni

Elapsed time: 00:00:22

Name	Size	Type
workspace		Folder
attr_lib	270 bytes	File
define.h	1 KB	h File
fir_coeff.txt	27 bytes	txt File
fir_gen.cpp	1 KB	cpp File
fir_in_data.txt	66 bytes	txt File
fir_output_gol...	7 bytes	txt File
fir.cpp	1 KB	cpp File
fir.cpp*	1 KB	cpp* File
fir.h	1 KB	h File
main.cpp	2 KB	cpp File
Makefile	2 KB	File

show files in gui



Q&A

Latency  
 Throughput

Show command before running

Update command

```
bdltrn -c1000 -s -lft /eda/bin/cwb/cyber/lib/asic_45.FLIB -lb /eda/bin/cwb/cyber/lib/asic_45.BLIB fir.IFF -Zflib_fcnt_out -Zmlib_mcmt_out
```

Bdltran command editor

/home/slu/benchmarks/fir/workspace

8%

Progress 8/128 Remaining Time: 00:03:16

Run Stop Optimize Show all

```
new design 5/128
Area is : 9361 Latency is 20 Throughput is 800
new design 6/128
Area is : 5434 Latency is 29 Throughput is 696
new design 7/128
Area is : 4591 Latency is 29 Throughput is 464
new design 8/128
Area is : 6405 Latency is 23 Throughput is 736
```

Design information

Clean